

Neural Recording Front-End Designs for Fully Implantable Neuroscience Applications and Neural Prosthetic Microsystems

G. E. Perlin, *Member, IEEE*, A. M. Sodagar, *Member, IEEE*, and K. D. Wise, *Fellow, IEEE*
Department of Electrical Engineering and Computer Science
University of Michigan, Ann Arbor, MI 48109, USA

Abstract—An implantable neural recording front-end has been designed in two versions. The first is a multi-channel signal-conditioning ASIC for use with any neural recording probe technology. This ASIC was implemented in a commercial 0.5 μm CMOS process, includes 16 parallel amplifier channels, and measures 2.3mm². The amplifiers have a gain of 59.5dB, a high cutoff frequency at 9.1kHz and consume 75 μW per channel. The low cutoff frequency is independently tunable on each channel to accept or reject field potentials. This chip is small enough to be chronically packaged for experiments in awake behaving animals or it can be integrated into a fully implantable neural recording microsystem. The second version of the front-end is a neural recording probe with integrated signal conditioning circuitry on the back-end implemented in a 3 μm CMOS process. This version dissipates 142 μW and includes 64 to 8 site selection, 8 per-channel amplifiers each having a gain of 50.2dB, a tunable low cutoff frequency, and a 7kHz upper cutoff frequency. Real-time site impedance and circuit testing has been integrated in this design.

Keywords—Neural recording amplifiers, neural probes, neural prosthetics, microsystems

I. INTRODUCTION

Neural interfaces in the form of implantable microsystems are emerging as one of the most important and rapidly growing technologies for neuroscience and neural prosthetics. State-of-the-art applications include prosthetics aimed at suppressing the debilitating effects of Parkinson's disease and epilepsy, motor control of prosthetic limbs, improving cochlear implants to achieve higher frequency resolution, providing localized drug delivery, and replacing damaged retinas. The chronic functionality of these systems requires advances in robust system design, integration, packaging, and biocompatibility.

In particular, implantable neural recording front-ends are key to these microsystems and to neuroscience experiments involving awake behaving subjects. A schematic of a neural recording system is shown in Fig. 1. The front-end includes recording electrodes and signal conditioning circuitry (site-selection, amplification and filtering). A number of electrode technologies are currently available [1-4] but *implantable* signal conditioning circuitry is still in development and only large external signal conditioning technologies are currently offered (e.g., from Plexon Inc. and Tucker Davis Technologies). These large front-ends are not feasible for implantable devices and




Fig. 1: Diagram of a neural recording system.

furthermore their use is limited in experiments involving freely moving subjects. State-of-the-art implantable front-end designs include signal conditioning ASICs (Application Specific Integrated Circuits) [5-7] and recording arrays with integrated circuitry [8-9]. The ASICs can be used with any electrode technology but this approach requires hybrid packaging of the ASIC with the electrode array. Integrating the circuitry onto the back-end of the probe (referred to as an active probe) not only eliminates the hybrid packaging and suppresses sensitivity to interconnect (cable) leakage but also improves signal quality since externally coupled noise is significantly reduced. In addition, active probes can offer real-time testing of site impedance and circuit operation during in-vivo experiments. However, active probe availability is still very limited.

This work presents band-tunable neural recording amplifiers designed in a commercial process and integrated onto a small multipurpose chip having parallel recording channels. The amplifier designed in this work has the largest gain at comparable power levels and smallest per-channel die area ever reported for monolithic neural recording amplifiers [5-9]. A neural recording probe is also presented having integrated signal conditioning circuitry along with real-time site and circuit testing capability.

II. DESIGN

The application specific integrated circuit (ASIC) chip includes 16 parallel neural recording amplifier channels designed in a commercial 0.5 μm CMOS technology. The active probe design features 64-to-8 site selection, followed by 8 parallel amplifier channels. Self-testing capability is included on the active probe so that there are three modes of operation. In the normal operation mode the recorded signal from the selected site is amplified. The other two modes of operation are used for testing purposes where the amplifiers

can be bypassed to measure the selected site impedances or a test signal can be sent to simultaneously characterize all amplifier channels allowing the user to set the tuning voltage and compensate for random offsets.

The neural recording amplifiers, both on the ASIC and on the active probe, are based on a two-stage architecture with a differential input pair and a gain stage [10] as shown in the open-loop configuration in Fig. 2. The input stage is designed using PMOS transistors since the dominant noise source in the bandwidth of interest (flicker noise) is lower for PMOS devices compared to NMOS devices. The Miller compensation technique is used with a nulling series resistance implemented using NMOS and PMOS transistors for stable operation in feedback mode. Since the NMOS device has a lower overdrive voltage, an NMOS source follower is used in the gain stage to achieve maximum output swing. The recorded signals are capacitively-coupled to the input of the amplifier to reject the dc polarization of the electrode. Therefore, a capacitor ratio is used to set the gain in a negative feedback loop. The low-frequency cutoff is tunable using a voltage to control the impedance in the feedback loop, allowing the selection/rejection of slow wave potentials.

The closed-loop configuration of an amplifier on the ASIC is shown in Fig. 3 and the circuit block diagram of the active probe is shown in Fig. 4. The active probe amplifiers are cascaded to achieve a large gain but the disadvantage with this approach is that each stage has random offsets due to process variations. Since the gain is fixed, the random offsets can cause the output to be saturated. Attempting to null the offset of each stage using the non-inverting input can be challenging since the random offsets of each amplifier can be in opposite directions. To overcome this challenge the ASIC amplifiers were designed to achieve the required gain in a single block. Eliminating the cascading of




Fig. 2: Neural recording amplifier architecture in open-loop configuration.




Fig. 3: ASIC closed loop amplifier configuration with band-tunability and DC rejection.





Fig. 4: Block diagram showing closed loop amplifier configuration and the testing capability included on the active probe front-end design.

two amplifier blocks not only helps with the random offset but also results in almost half the power consumption per channel.

III. RESULTS

A picture of the amplifier ASIC having 16 channels along with the per-channel performance summary is shown in Fig. 5. The measured transfer curves for an ASIC amplifier showing the gain and the low-frequency tuning capability are given in Fig. 6 as the tuning voltage is varied. The gain of each channel was measured to be 59.5dB while the low cutoff frequency is tunable to below 10Hz with a resolution of 5mV. The measured low cutoff frequency as a function of the tuning voltage swept over a 70mV range is shown in Fig. 7. The high cutoff frequency was measured to be 9.1kHz. Each channel consumes 75 μ W operating at \pm 1.5V. Other features of the ASIC include laser trimmable links integrated on the chip to set the operating tuning voltage and to compensate for dc offsets. This allows circuit operation without the need for off-chip components or external control, which is a requirement for a fully implantable device in addition to low-power and small size. The total area consumed by the chip is 2.3mm². As seen in Fig. 5, most of the die area is taken by the large feedback capacitor used to set the gain. The in-vitro testing results for this amplifier using a pre-recorded neural input signal are shown in Fig. 8. The inset shows a close-up of the input signal and amplified output signal (inverted). As seen in this figure the spike shape and latency are well preserved;



Gain	59.5
Low frequency cutoff	<10Hz
Low frequency tunability	yes
High frequency cutoff	9.1kHz
Input referred noise (10Hz-10kHz)	8 μ Vrms
Power	75 μ W
Supply voltage	\pm 1.5V

Fig. 5: Neural recording amplifier ASIC with 16 channels (chip area: 2.3mm²) and measured performance summary per channel.

furthermore, it is apparent that the high-frequency noise on the spike input is filtered from the output signal.

The circuitry on the active probe was designed in the




Fig. 6: Measured transfer curves for an amplifier on the ASIC as the tuning voltage is swept over 70mV range. The midband gain is 59.7dB and the high cutoff frequency is 9.5kHz.




Fig. 7: Measured low frequency cutoff frequency as a function of the tuning voltage.




Fig. 8: Test results for an amplifier on the ASIC chip using pre-recorded neural data.

University of Michigan 3 μ m CMOS process and integrated with the dissolved-wafer probe process [11]. A picture of the fabricated probe having 64 recording sites (8 on each shank) is shown in Fig. 9, including a close-up of the back-end circuitry. The site-selection pattern includes a selection of 8 channels, either vertically on the shank, horizontally across the 8 shanks, or a block of 4x2 (4 laterally and 2 vertically) adjacent sites. The recorded signals from each of the 8 selected sites are amplified with a measured gain of 50.2 dB and filtered from a tunable low-frequency cutoff to 7kHz. Each amplifier on the active probe consumes 142 μ W and operates at \pm 1.5V. To demonstrate the self-testing capability included on the active probe, a 500 μ Vp-p square wave and sine wave at 1kHz were applied to the “test_data” and “selected site” nodes of Fig. 4, respectively. There are three modes of operation, as shown in Fig. 10. To test the amplifier operation, “Test_ctrl” and “Z_ctrl” are set to the high state and a test signal can be sent through the amplifier to the output pad. The second mode of operation allows the user to measure the site impedance when “Z_ctrl” is set to the low state. The normal mode of operation, i.e., amplify the recorded signal from the site, is selected by setting “Test_ctrl” and “Z_ctrl” to the low and high states, respectively.




Fig. 9: An active probe with monolithically integrated circuitry capable of site-selection, amplification/filtering and real-time site-impedance testing capability.




Fig. 10: Self-testing capability included on the active probe.

Table 1: A comparison of monolithically integrated neural recording amplifiers designed in CMOS

	Harrison [5] (2003)	Olsson [9] (2003)	Horiuchi [6] (2004)	Mohseni [7] (2004)	This work
Gain	39.5 dB (94x)	38.9 dB (88x)	42.5 dB (133x)	39.3 dB (92x)	59.5dB (950x)
Low freq. cutoff	0.025Hz	< 1Hz	22 Hz	dc	< 10Hz
Tunable low frequency	yes	yes	yes	yes	yes
High freq. cutoff	7.2 kHz	9.9 kHz	6.7 kHz	9.1 kHz	9.1kHz
Input Referred Noise Voltage	2.2 μ Vrms	9.2 μ Vrms (100Hz -10kHz)	20.6 μ Vrms (10Hz -10kHz)	7.8 μ Vrms (0.1-10kHz)	8 μ Vrms (10-10kHz)
Input Offset Voltage	N/A	-511 μ V	N/A	811 μ V	1mV
Supply Voltage	\pm 2.5V	\pm 1.5V	1.5V	3V	\pm 1.5V
Power Consumption	80 μ W	68 μ W	0.8 μ W	115 μ W	75 μ W
Die area per channel	0.160mm ²	0.177mm ²	N/A	0.107mm ²	0.072mm ²
Process	1.5 μ m CMOS	3 μ m CMOS	1.5 μ m CMOS	1.5 μ m CMOS	0.5 μ m CMOS

IV. DISCUSSION

The currently available commercial neural recording systems are considered *macrosystems*. For prosthetic applications and many other experiments with freely behaving subjects, it is necessary to develop *microsystems*. Neural recording front-end performance can be a bottleneck in microsystems design. The challenge here is to develop robust probe structures and recording amplifiers. While probe structures are widely available by now, work on implantable neural recording amplifiers is still relatively limited. Table 1 compares the performance of neural recording amplifiers based on fully-integrated designs (i.e., using no off-chip components). All of the amplifiers compared in Table 1 are designed in CMOS and consume only microwatts of power per channel. The design in this work provides the largest overall gain at comparable power levels and consumes the smallest area per channel. The small feature size used to design this ASIC is advantageous when integrating the entire microsystem circuitry onto a single chip. This will greatly simplify system integration and validation as well as resulting in a very compact system.

VI. CONCLUSION

In this work we have designed two versions of an implantable neural recording front-end. These front-end designs have a high gain, filter the signals in signal bandwidth, and consume very little power. The two designs presented here provide a variety of options for neurophysiological studies. Depending on the complexity of the experiments, they can be used simply as front-ends or can be integrated into a compact low-profile microsystem.

ACKNOWLEDGMENT

This work was supported by the Neural Prosthesis Program of the National Institute of Neurological Disorders and Stroke under Contract NIH-NINDS-NO1-NS-0-2329. It also made use of facilities supported by the

Engineering Research Centers Program of the National Science Foundation under Award Number EEC-9986866.

REFERENCES

- [1] K. Najafi, "Solid-state Microsensors for Cortical Nerve Recordings," *IEEE Engr. In Med. Biol.*, pg. 375-387, June/July 1994.
- [2] P.K. Campbell, K.E. Jones, R. Normann, "A 100 electrode intracortical array: structural variability," *Biomed Sci Instrum*, vol. 26, pg. 161-5, 1990.
- [3] P. Norlin, M. Kindlundh, A. Mouroux, K. Yoshida and U. Hofmann, "A 32-site neural recording probe fabricated by DRIE of SOI substrates," *J. Micromech. Microeng.*, vol. 12, pg. 414-419, 2002.
- [4] S. Takeuchi, T. Suzuki, K. Mabuchi and H. Fujita, "3D flexible multichannel neural probe Array," *J. Micromech. Microeng.*, vol. 14, pg. 104-107, 2004.
- [5] R.R. Harrison and C. Charles, "A Low-power low-noise CMOS amplifier for neural recording applications," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 6, pg. 958-965, June 2003.
- [6] T. Horiuchi, T. Swindell, D. Sander and P. Abshire, "A Low-power CMOS neural amplifier with amplitude measurements for spike sorting," *Proc. International Symposium Circuits and Systems*, 2004.
- [7] P. Mohseni and K. Najafi, "A Fully integrated neural recording amplifier with dc input stabilization," *IEEE Trans. Biomed. Eng.*, vol. 51, no. 5, pg. 832-837, May 2004.
- [8] R. H. Olsson III, M. N. Gulari, K. D. Wise, Silicon Neural Recording Arrays with On-Chip Electronics for In-Vivo Data Acquisition," *IEEE EMBS Conf. on Microtechn. In Medicine and Biol.*, Madison, May 2002.
- [9] R. H. Olsson III, M. N. Gulari, and K. D. Wise, "A Fully-Integrated Bandpass Amplifier for Extracellular Neural Recording," *1st International IEEE EMBS Conference on Neural Engineering: Merging Engineering with Neuroscience*, Capri, Italy, March 2003.
- [10] P. Allen and D. Holberg (2002), *CMOS Analog Circuit Design, 2nd Ed.*, New York: Oxford University Press.
- [11] J. Ji and K. D. Wise, "An implantable CMOS circuit interface for multiplexed microelectrode recording arrays," *IEEE Journal of Solid-State Circuits*, pg. 433-443, March 1992.